2009年6月1日月曜日

AHB peripheral clock enable register (RCC_AHBENR)







Address offset: 0x14
Reset value: 0x0000 0014
Access: no wait state, word, half-word and byte access
Note: When the peripheral clock is not active,the peripheral register values may not be readable
by software and the returned value is always 0x0.

0 件のコメント:

コメントを投稿